

Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6



4 - bit latch (n clock) [A3, A2, A1, A0]	Selector (n + 1 clock) [D3, D2, D1, D0]	Control ID
[1, 0, 0, 0]	[A2, A1, A0, B3]	0
[0, 1, 0, 0]	[A1, A0, B3, B2]	1
[0, 0, 1, 0]	[A0, B3, B2, B1]	2
[0, 0, 0, 1]	[B3, B2, B1, B0]	3

Fig. 8

Bit block type	Comparison pattern with selector output [D3, D2, D1, D0]
Synchronization	[0, 0, 0, 1]
Command	[0, 0, 1, 1]
Data	[0, 1, 1, 1]
Wait	[1, 1, 1, 1]

Fig. 9






Fig. 10

Undefined															
71															
b3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
b2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
b1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
b0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
72															
A3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
A2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
A1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
A0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
73															
B3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
B0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
74															
E1000															
E0100															
E0010															
E0001															
75(Hcounter) X X X 0 1 2 3 0 1 2 0 1 2 3 4 5 6 0 1 2 3 4 5 6 0 1 2															
76(Control) 0 0 0 2															
77(State) 0 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1															
78															
D3	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D2	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
D0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Sync Command Data															

Fig. 11




Fig. 12





Fig. 13








Fig. 16








Fig. 18

FIG. 19 is a schematic diagram of a circuit for generating a clock signal. The circuit includes a first input terminal (+) and a second input terminal (-). The first input terminal (+) is connected to a first AND gate. The second input terminal (-) is connected to a second AND gate. The output of the first AND gate is connected to a first OR gate. The output of the second AND gate is connected to a second OR gate. The output of the first OR gate is connected to a first output terminal (+Data). The output of the second OR gate is connected to a second output terminal (-Data). The circuit is labeled 23.





Fig. 19

